

***SENSYLINK Microelectronics***

***(CA6408)***

***Low-Voltage 8-Bit GPIO Expander***

***CA6408 is an 8-bit remote GPIO expander. It provides remote GPIO expansion for most MCU families via the I<sup>2</sup>C or SMBus interface.***

***It is ideally used in Server, Routers, Telecom equipment and Devices with GPIO-Limited MCU.***

## Low Voltage 8-bit I<sup>2</sup>C and SMBus I/O Expander with Interrupt, Reset and Voltage-Level Translation

### 1. Description

The chip is an 8-bit I/O expander. It provides remote GPIO expansion for most MCU families via the I<sup>2</sup>C or SMBus interface. The CA6408 has 8-bit Input Port register, Output Port register, Configuration register (setup as input or output), and Polarity Inversion register (active high or active low). After power on, the 8 I/O pins are configured as inputs with an internal weak pull-up to V<sub>CC</sub>. However, the master can enable the I/O pins as either inputs or outputs individually by setup the configuration register bits. If no external signals are applied to the CA6408 I/O pins, the voltage level is high due to the internal pull-up resistors. The data for each input or output is stored in the corresponding input or output port register. The polarity of the Input Port register can be inverted with the Polarity Inversion register.

There are two supply voltages for CA6408: V<sub>CCI</sub> and V<sub>CCP</sub>. V<sub>CCI</sub> provides the supply voltage for the interface at the master side (for example, a microcontroller) and the V<sub>CCP</sub> provides the supply for core circuits and Port P. The bidirectional voltage level translation in the CA6408 is provided through V<sub>CCI</sub>. V<sub>CCI</sub> should be connected to the V<sub>DD</sub> of the external SCL/SDA lines. This indicates the V<sub>DD</sub> level of the I<sup>2</sup>C-bus to the CA6408. The voltage level on Port P of the CA6408A is determined by the V<sub>CCP</sub>.

The master can reset the chip probably caused by timeout or other improper operation using the reset feature, which resets all registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine.

The CA6408 open-drain interrupt output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

Available Package: TSSOP-16, QFN3x3-16 package.


### 2. Features

- Operation Voltage: 1.65V to 5.5V
- Standby Current: 1.5uA
- 5-V Tolerance I/O Ports
- I<sup>2</sup>C-bus to parallel port expander
- Compatible with SMBus and I<sup>2</sup>C interface
- I<sup>2</sup>C Speed up to 1.0MHz (Fast-mode Plus)
- Up to 2 slave addresses
- Open-drain Interrupt output with active low to indicate input state changed.
- Input, Output, and Configuration Register
- Polarity Inversion Register
- Built-in Power-on Reset
- No Glitch during Power-up
- Noise Filter on SCL/SDA inputs
- Latch feature when driving LEDs directly with high current capability
- Temperature Range: -40°C to 85°C
- ESD protection exceeds JESD 22
  - ◆ 2000 V Human-Body Model (A114-A)
  - ◆ 1000 V Charged-Device Model (C101)


### 3. Applications

- Server, Notebook PC
- Telecom equipment
- Routers
- Devices with GPIO-Limited MCU
- Automation

### 4. Pin Configurations




TSSOP-16(Package Code MT)



QFN3x3-16(Package Code QN)

### 5. Typical Application



**Notes:**


- (1) Device address configured as 010 0000 for this example.
- (2) P0 and P2-P4 are configured as inputs.
- (3) P1 and P5-P7 are configured as outputs.
- (4) External resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. If an output in the P port is configured as a push-pull output there is no need for external pull-up resistors. If an output in the P port is configured as an open-drain output, external pull-up resistors are required

**Figure 1. Typical Application of CA6408**


## 6. Pin Description

**Table 1. Pin Description**

Pin Name	Pin No.		Description
	TSSOP16	QFN3x3-16	
V <sub>CCI</sub>	1	15	Supply voltage of I <sup>2</sup> C-bus. Connect directly to the V <sub>CC</sub> of the external I <sup>2</sup> C master. Provides voltage-level translation.
ADDR	2	16	Slave addresses setup pin, which can generate 2 kinds of slave addresses through connect to GND or V <sub>CCP</sub> respectively.
$\overline{\text{RESET}}$	3	1	Active LOW reset input. Connect to V <sub>CCI</sub> through a pull-up resistor, if no active connection is used.
P0	4	2	P-port input/output (push-pull design structure). At power on, P0 is configured as an input.
P1	5	3	P-port input/output (push-pull design structure). At power on, P1 is configured as an input.
P2	6	4	P-port input/output (push-pull design structure). At power on, P2 is configured as an input.
P3	7	5	P-port input/output (push-pull design structure). At power on, P3 is configured as an input.
GND	8	6	Ground pin.
P4	9	7	P-port input/output (push-pull design structure). At power on, P4 is configured as an input.
P5	10	8	P-port input/output (push-pull design structure). At power on, P5 is configured as an input.
P6	11	9	P-port input/output (push-pull design structure). At power on, P6 is configured as an input.
P7	12	10	P-port input/output (push-pull design structure). At power on, P7 is configured as an input.
$\overline{\text{INT}}$	13	11	Interrupt output with active low.
SCL	14	12	Digital interface clock input pin, need a pull-up resistor to V <sub>CCI</sub> .
SDA	15	13	Digital interface data input or output pin, need a pull-up resistor to V <sub>CCI</sub> .
V <sub>CCP</sub>	16	14	Power supply input pin, using 0.1uF low ESR ceramic capacitor to ground.

**7. Function Block**

**Figure 2. CA6408 Function Block**

## 8. Ordering Information



Order PN	Green <sup>(1)</sup>	Package	Marking ID <sup>(2)</sup>	Packing	MPQ	Operation Temperature
CA6408MTR	Halogen free	TSSOP-16	6408 YWWAXX	Tape & Reel	4,000	-40°C ~ +85°C
CA6408QNR	Halogen free	QFN3x3-16	6408 YWWAXX	Tape & Reel	3,000	-40°C ~ +85°C

**Notes:**

- (1) Based on ROHS Y2012 spec, Halogen free covers lead free. So most package types Sensylink offers only states halogen free, instead of lead free.
- (2) Marking ID includes 2 rows of characters. In general, the 1<sup>st</sup> row of characters are part number, and the 2<sup>nd</sup> row of characters are date code plus production information.



## ***SENSYLINK Microelectronics Inc.***

***[www.sensylink.com](http://www.sensylink.com)***

### **IMPORTANT NOTICE**

SENSYLINK Microelectronics Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein or to discontinue any product or service. Customers should obtain the latest relevant information before placing orders and should verify the latest and complete information. SENSYLINK Microelectronics does not assume any responsibility for use of any product, nor does SENSYLINK Microelectronics any liability arising out of the application or use of this document or any product or circuit described herein. SENSYLINK Microelectronics assumes no liability for applications assistance or the design of Customers' products. Customers are responsible for their products and applications using SENSYLINK Microelectronics components. SENSYLINK Microelectronics does not convey any license under its patent or trademark rights nor the other rights.

SENSYLINK Microelectronics Inc. © 2015 - 2023.